Introduction
As the complexity of System-On-a-Chip (SOC) continuously increases, it results in much larger volume of test data, higher operation speed, and more difficulty for accessing various embedded Intellectual Property (IP) core through limited SOC I/O pins [1] . However, the number of I/O channels, speed, and data memory of traditional Automatic Test Equipment (ATE) are limited such that it leads to high test cost. Therefore, new Design-For-Testability (DFT) techniques are required to reduce test cost, i.e., reduce Test Data Volume (TDV) and test application time, at the same time, maintain low hardware overhead and high test quality [2] .
One of the most effective techniques for test cost reduction is to use Built-In Self-Test (BIST). While BIST can reduce TDV significantly, as discussed in Sect. 2, the main limitation is that it generally needs to apply a long test sequence, thus leading to long test application time. Furthermore the BIST logic, particularly "deterministic BIST" [3] - [6] requires large area overhead.
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SOC. The hybrid SOC chip is commonly referred to as Reconfigurable SOC (RSOC). The use of embedded FPGA will expand SOC design flexibility, reduce design risk and lengthen SOC product lifetimes significantly by allowing devices to adapt to changing standards and extra features to be added over time [7] . Hence, this approach is suitable for the platform-based SOC design and the embedded FPGA core is an ideal vehicle for infrastructure IP [10] . Examples of commercial RSOC product include Triscend's E5, A7, IBM's Cu-08 family etc. Although the FPGA core was embedded in SOC not for the purpose of testing, it can be employed for testing to reduce test cost of SOC [7] - [11] . In [7] - [9] , the possibility and benefits of employing FPGA core for testing were addressed, but no applicable approaches were presented. In [10] , several existing BIST techniques were introduced to implement on an embedded FPGA core to reduce test cost. However, the detailed implementation and practical evaluation of these BIST techniques on FPGA core were not given. In our previous work [11] , an approach was proposed in which an FPGA core is configured as Huffman decoder and works with an external ATE to reduce TDV. During testing, the compressed test patterns from ATE were decompressed by Huffman decoder and then applied to core under test. Nevertheless, neither of the previous approaches [10] , [11] considered the resource constraint of target FPGA core, that is, they assumed that there was enough programmable resource in target FPGA core to construct the testing logic. Accordingly, for a specific target FPGA core whose programmable resource may vary case by case, these approaches may encounter the problems such as they either cannot be implemented in a small target FPGA core or cannot make full use of the whole resource of a big target FPGA core to reduce test cost.
In this paper, we propose an FPGA-core based hybrid pattern BIST approach for core testing to reduce test cost. The hybrid pattern BIST which combines pseudorandom pattern with on-chip generated deterministic pattern can achieve complete fault coverage. In contrast to previous FPGA-core based approaches [10] , [11] , the hybrid pattern BIST is designed under the resource constraint of target FPGA core, therefore it can not only be implemented on any size of FPGA core but also take full advantage of the target FPGA resource to reduce test cost. In comparison with previous BIST which generally needs to apply a long test sequence, the hybrid pattern BIST can achieve minimum test sequence by using the proposed DTPG and applying a selecCopyright c 2005 The Institute of Electronics, Information and Communication Engineers tive number of pseudorandom patterns. Moreover, since the approach is based on the reconfigurable FPGA core which can be reconfigured as normal mission logic after testing, it eliminates the hardware overhead of BIST logic. The proposed hybrid pattern BIST can therefore achieve low-cost testing with respect to both TDV and test application time, and at the same time, it can maintain the minimum area overhead. Experimental results for ISCAS 89 benchmarks and an evaluation on platform FPGA chip are presented.
The rest of the paper is organized as follows. Section 2 describes the related work of BIST. Section 3 presents the proposed hybrid pattern BIST architecture. Section 4 discusses how to select the appropriate number of pseudorandom patterns for hybrid pattern BIST. Section 5 presents the proposed method to generate the deterministic patterns. In Sect. 6 the experimental results are provided. Finally, Sect. 7 summarizes the paper.
Related Work of BIST
Logic BIST is generally based on Pseudorandom Pattern (PRP). Most circuits, however, have inherent random pattern resistance (r.p.r.), which results in incomplete Fault Coverage (FC) within acceptable test time [12] . For this reason, the classical approaches such as test point insertion and weighted random pattern method are applied to improve FC. However, these methods still cannot obtain complete FC. In recent years, several techniques have been proposed to achieve complete FC. One method is known as "reseeding technique" [13] , [14] in which the conventional linear feedback shift register is used to generate Deterministic Test Pattern (DTP) by loading it with a precomputed seed. Another method is known as "deterministic BIST" [3] - [6] . The method is to identify patterns in the PRPs that do not detect any new faults and map them by dedicated hardware to DTPs. The third method is an encoding-decoding method by combining ATE with an on-chip decoder or BIST [11] , [15] - [17] . In this method, prior to testing, the deterministic test cubes (test pattern with unspecified inputs) are encoded and stored in ATE. During testing, the compressed test data is decoded by an on-chip decoder or BIST. In addition, software-based BIST methods in which an embedded processor is utilized to generate pseudorandom and deterministic test pattern have also been explored [14] , [15] . The approach has the advantage of low hardware overhead compared with other techniques. Although all these techniques can achieve complete FC, some applications can be improved in test cost and implementing performance as follows:
(1) In order to reduce the hardware overhead or improve the compression efficiency, the method that embeds deterministic test cubes in pseudorandom patterns [3] - [6] , [15] - [17] , typically needs to apply a large pseudorandom test set (e.g., over 10000 patterns). Nevertheless, most of PRPs cannot detect any new faults and lead to long test application time as well as the increased power consumption. (2) The method that generates deterministic test pattern with on-chip logic [3] - [6] , [13] suffers from the low design flexibility. Since the on-chip test logic is test setdependent, once the test set is changed, the on-chip logic needs to be redesigned. However, when chip has been fabricated and the test set has to be changed to improve test quality, it is not applicable for conventional ASIC chip to redesign the test logic. (3) From literature [6] , it is demonstrated that when applying deterministic BIST to industry circuit, the area overhead ranges from 10% to 30% for both BIST and scan chain implementation, in which BIST logic typically occupies 5% to 15% volume of hardware. (4) As discussed in paper [18] , the software-based BIST method [14] , [15] has the drawbacks of the low efficiency and high-energy consumption in comparison with FPGA-based implementation.
Embedded Test Circuit Based on FPGA Core
In this section, the characteristics of state-of-the-art FPGA cores are shown firstly, followed by a conceptual architecture of embedded test circuit. Finally, the proposed hybrid pattern BIST architecture and test flow is presented.
Characteristics of Embedded FPGA Core
The embedded FPGA core generally contains configurable logic cells, flip-flops as well as configurable I/O resources. Unlike conventional FPGA chip, the embedded RAM blocks are excluded from FPGA core to reduce the layout area when embedding the FPGA core in an ASIC chip. We demonstrate the characteristics of FPGA core with the products of Triscend and Xilinx. Triscend's embedded programmable logic core is similar to mainstream SRAM-based FPGA. Its basic unit is Configurable System Logic (CSL). Each CSL consists of a 4-input lookup table coupled with a flip-flop. Tricend's FPGA core products [19] provide system gate ranging from 25 k to 150 k. In addition, they offer I/O pins ranging from 128 to 320, and signal ports ranging from 512 to 1280, which can be used as external and internal interface respectively.
As mentioned in [7] , [20] , Xilinx's FPGA core which is similar to its Virtex FPGA will be embedded in IBM's Cu-08 family ASIC products. Three core sizes are planned, from 10 k to 40 k gates, with up to 640 I/Os. Multiple cores can be implemented within a single ASIC device. The available system gates that can be used for design will range from 20 k to 100 k.
As far as the various resources of FPGA core are concerned, the embedded FPGA core is suitable for implementing BIST-based test architecture. The main reason is that the sufficient flip-flop resources in FPGA core are realistic to construct normal BIST logic such as LFSR and Multiple Input Signature Register (MISR). In addition, the configurable I/O resources provide the flexibility in designing the Test Access Mechanism (TAM) with other cores and designing the interface with external ATE. However, it should be noted that the number of configurable logic resources in FPGA core is limited and varies case by case. Therefore, for a specific target FPGA core, the test approach should be designed under the resource constraint of target FPGA core. The objective is to design the approach in such a way that it not only can be implemented on the target FPGA core but also can make full use of the overall resources of target FPGA core to reduce test cost.
Hybrid Pattern BIST Based on FPGA Core
In this paper, we propose an FPGA-core based hybrid pattern BIST for core testing. Prior to applying this approach, the fault-free FPGA core should be guaranteed. In [10] , several BIST schemes and fault-tolerance methods were proposed for FPGA core testing and improving SOC yield. Taking into account the structural testability of FPGA, if an FPGA core has passed all structural tests, the functional implementation configured after testing can be considered as fault free. The conceptual architecture of hybrid pattern BIST is illustrated in Fig. 1 . As the figure shows, the SOC chip under test is placed on the dedicated test fixture which is used to supply power and clock to chip. During testing, the embedded FPGA core is configured as hybrid pattern BIST. After that, it delivers test patterns and receives test responses via the TAM. The possible strategies of designing TAM include shared TAM and dedicated TAM, which are denoted as TAM1 and TAM2 respectively in Fig. 1 . The specific TAM design is subject to the constraint of I/O resources of target FPGA core. A low-cost ATE or PC-based ATE is used to configure the FPGA core and collect test results. Because this test strategy replaces the expensive ATE with a low-cost ATE, it can reduce test cost significantly. Moreover, the strategy can support at-speed test and achieve higher test quality without the limitation of ATE's speed and the number of I/O channels. 
Test Architecture and Test Flow of the Proposed Hybrid Pattern BIST
The proposed hybrid pattern BIST architecture mainly comprises of three parts as shown in Fig. 2 . Part I is the normal BIST that consists of LFSR, MISR and BIST controller. Part II is DTPG, which is denoted as bit fixing-flipping logic in Fig. 2 . Part III is a MUX used for selecting pseudorandom or deterministic test pattern for scan chain. As shown in Fig. 2 , the Pattern Counter (PC) and Sequence Counter (SC), which are utilized by conventional BIST controller [12] , can be shared by BIST and DTPG to minimize the hardware overhead. Although only one scan chain is shown in Fig. 2 , in practice, if multiple scan chains can share one test set and one input, which can be achieved by using Illinois scan architecture [21] or by using a merged test set and scan chain disable [22] , the method can also be applied to multiple scan chains. In this paper, we assume that the scan-based DFT is used for core testing. The overall test flow for SOC testing is illustrated in Fig. 3 . First, the FPGA core is configured as BIST to perform self-testing. If it passes the test (i.e., it is fault free), it will be reconfigured as hybrid pattern BIST to test other cores. During core testing, pseudorandom test patterns generated by LFSR are first applied to detect "easy to detect" faults. After that, deterministic test patterns generated by DTPG are applied to detect the remaining r.p.r faults. For each core testing, the FPGA core should be configured as corresponding hybrid pattern BIST for that core. Finally, when SOC passes all cores testing, the test is over. As shown in Fig. 3 , one problem which may be encountered with the approach is the long loading time of FPGA core when multiple different configurations are required to load. An available method to overcome this problem is to test multiple SOC chips (include loading the configuration) simultaneously (i.e., multi-site test). Since the proposed hybrid pattern BIST typically is reduced pin-count test, it can support multi-site test effectively [23] . 
Selecting the Appropriate Number of Pseudorandom Patterns for Hybrid Pattern BIST
As far as conventional ASIC-based hybrid pattern BIST is concerned, the test cost mainly consists of time cost and hardware cost. To simplify the discussion, we assume the following cost function
where C T IME is the cost related to the test application time for applying the PRPs and DTPs that is mainly determined by the total length of test set of PRPs plus DTPs, and C HARDWARE is related to the hardware cost for implementing normal BIST and DTPG. During the test process of hybrid pattern BIST, PRPs are firstly applied to detect "easy to detect" faults, and then test is switched to DTP to detect the remaining r.p.r faults. With the increase in the number of pseudorandom patterns, the hardware cost of DTPG generally will be reduced. As for the proposed FPGA-core based hybrid pattern BIST, if we do not consider the routing overhead for TAM design and so long as the required FPGA resources do not exceed the available resources in target FPGA core, the hardware cost can be ignored. Therefore, in this case, the new cost function for the proposed hybrid pattern BIST is
where C LENGT H PRP and C LENGT H DT P represent the length of test set of PRPs and DTPs respectively. It is obvious from the formula that the shortest test sequence results in the minimal test cost for the proposed hybrid pattern BIST. Therefore, the main consideration with the proposed hybrid pattern BIST is how to select the appropriate number of PRPs to achieve the minimal test cost under the resource constraint of target FPGA core. There are two possible cases. In the first case, if there are sufficient programmable resources in target FPGA core for implementing the entire hybrid pattern BIST, the selected PRPs should help to obtain minimal test set, i.e., minimal test cost. An example for testing s5378 is shown in Table 1 where the PRPs are applied firstly, then for the remaining undetected faults, the additional DTPs are applied to obtain complete FC. As can be seen, if we switch to DTP after applying 16 PRPs, we will obtain the minimal test set (i.e., total 64 patterns). We refer to this moment as the best switching point. The possible reason is that at the beginning of test, the fully specified random pattern is more efficient than the partially specified test cube in detecting the "easy to detect" faults. In other words, the 16 PRPs have the same power as the corresponding 25 test cubes in detecting faults. As a result, substituting the 25 test cubes with 16 PRPs will result in a reduction of 9 in the total number of test patterns. The main method for selecting the best switching point is fault simulation. Since the efficient pseudorandom test set is usually small, the fault simulation time is acceptable. For example, the simulation results for ISCAS 89 benchmark demonstrate that the PRP set is not larger than 32. Alternatively, if a large PRP set is applied, an estimated method [24] can be used to speed up the selection of the best switching point.
In the second case, if the required programmable resources exceed the available resources in target FPGA core, more pseudorandom patterns have to be applied to reduce the required hardware cost. Since the long test application time is acceptable in comparison with hardware overhead, particularly, for the proposed approach. Therefore, in this case, a selective number of PRPs should meet the requirement that makes the implementation of entire hybrid pattern BIST fit within the target FPGA core. As far as test cost is concerned, although the test time is longer than that of the first case, the total test cost still maintains a small value due to the minimum hardware overhead and using a low-cost ATE. It should be noted that with the further increase in the number of PRPs, the added PRPs are less efficient than deterministic pattern in detecting remaining faults. For example, as shown in Table 1 , only 217 out of 10000 PRPs are useful, and the others cannot detect any new faults, which lead to long test application time and large power consumption. Therefore, under the constraint of target FPGA core resources, the applied number of PRPs should be as small as possible.
Fixing-Flipping Method for DTPG
The proposed fixing-flipping method for generating deterministic pattern, is based on the fact that an actual test set generated by Automatic Test Pattern Generation (ATPG) tool commonly contains many of don't care bits. These don't care bits can be used to minimize the required hardware logic of DTPG since they can be freely fixed to 0 or 1. Thus, just care bits need to be generated by DTPG particularly. To further minimize the hardware logic of DTPG, we can take advantage of the skew probability of occurring 1 or 0 at the same bit position for different test patterns. An observation can be made from a specific test set is that at the same bit position, many test patterns have the same logic value. The reason is that when generating test patterns for specified r.p.r faults, ATPG just needs to change some of the inputs, meanwhile, remain most of the inputs to a constant value. Therefore, after counting the total number of 1 and 0 at each bit position for all test patterns, if we fix the bit position to corresponding value with more number, then just the bit which has the reverse value need to be flipped. The operation flow of fixing-flipping method involves three steps.
(1)
Step one: fix the bit position to fixed logic value 1 or 0 which is of the more number than that of another logic value. (2) Step two: after the fixing operation, if there are some bits have conflicted logic value with original test cube, in this step, these conflicted bits should be flipped to keep consistent with the original logic value in test cube. (3) Step three: if this bit position just includes don't care bit, then simply fix this bit to logic value 0.
Consider an example, as shown in Fig. 4 , there is a test set with four test cubes that need to be generated by DTPG. At the second bit position, there are two bits 1 and one bit 0. Therefore, we fix this bit position to 1. Similarly, at the seventh bit position, there are two bits 0 and one bit 1, so we fix this bit position to 0, According to the same rule, we get the fixed test pattern, i.e., 11000100, then all test cubes will be generate from this fixed test pattern. For example, the first test cube can be derived from the fixed test pattern directly without any conflict. For the second test cube, there is a conflict bit at the seventh bit position. Therefore, when generating this test cube from the fixed test pattern, it is required to flip the seventh bit. As illustrated in Fig. 4 , all required flipping bits are presented with underline. While the total care bits in four test cubes are 18, after fixing-flipping operation, the required flipping bits are reduced to 4. The fixing-flipping method reduces not only the number of care bits but also the required hardware logic for generating these care bits.
A design example of DTPG to generate the above test cubes is shown in Fig. 5 . As the conceptual architecture shown in Fig. 2 , the input of DTPG is the current value of sequence counter and pattern counter, and the output of DTPG is deterministic test pattern. As for this example, the input of DTPG has 5 bits which consists of 2 bits pattern counter {Pat count (1) , Pat count(0)} corresponding to 4 test cubes and 3 bits sequence counter {Bit count (2) , Bit count (1) , Bit count(0)} corresponding to 8 bit positions in each test cube. In Fig. 5 , And1 gate is used to generate the logic value 1 for the first bit position, And2 to And5 are used to deal with the corresponding flipping bits. Take And4 for example, during the process of test gen- eration, if pattern counter is equal to 01 (i.e., generating the second test cube) and sequence counter is equal to 110 (i.e., generating the seventh bit sequence), then the output value is 1. As can be seen from the example, with the increase in flipping bits, the required hardware to deal with these flipping bits will also increase. In addition to the application in generation of DTPs with less hardware logic, the proposed DTPG also has some other benefits. Since the fixing-flipping method does not need to change the order of test patterns when applying them to core under test, it can be applied to two-pattern test that is typically used for delay test. Moreover, instead of filling the don't care bits with random value, the 0-fill operation in the third step of fixing-flipping method will decrease the switch activity during shifting the test pattern into scan chains, which will lead to lower scan test power [25] . However, on the other hand, the fixed 0 s may reduce the probabilities of detecting the unmodeled detects. Therefore, we should consider the trade-off between power dissipation and test quality when implementing this 0-fill operation.
Experimental Results
Experiments were performed to evaluate the reduction in test length and care bits as well as the hardware implementation of the proposed hybrid pattern BIST approach.
Evaluation of Reduction in Test Length and Care Bits
Experiments were performed with the six largest ISCAS 89 full-scan verilog-version benchmark circuits that include r.p.r faults. Since the length of pseudorandom test set applied by the hybrid pattern BIST is very short, the size of the LFSR used in this approach can be very small. The primitive polynomial of LFSR with a size of 16 is selected as shown in [12] and its initial state is determined by fault simulation to detect more faults. A commercial ATPG tool, Synopsys's TetraMAX [26] , was used to generate test cube and perform fault simulation. The obtained minimal test sets with hybrid pattern BIST by selecting the best switching point are listed in Table 2 . The column of "deterministic test" gives the test results of applying only deterministic test cubes. The remaining columns in Table 2 show the test results of applying hybrid pattern BIST with the minimal test set. In this part, the first four columns describe the length information of the minimal test set. The remaining columns denote the 
The column of Dec1 denotes the reduction in care bits obtained by fixing-flipping method in comparison with the deterministic Care Bit1. The column of Dec2 denotes the reduction in care bits obtained by hybrid pattern BIST in comparison with the deterministic Care Bit2. As can be seen, the application of a small pseudorandom test set (4 to 24 PRPs) can achieve average 13% reduction in the total test length by the selection of the best switching point. In addition, the proposed fixing-flipping method for DTPG achieves average 75% reduction in care bits and the proposed hybrid pattern BIST achieves average 81% reduction in care bit in contrast to the deterministic test without applying PRPs. In case that the programmable resources of target FPGA core cannot implement the entire DTPG, we can make a trade-off between the flipping bits and test length. As shown in Table 3 , if we increase the applied PRPs to 100 or 1000, the flipping bits, which need to be generated by FPGA core, will be decreased greatly. As can be seen, with the increase in the number of PRPs, the proposed fixing-flipping method can achieve more reduction in care bits. Therefore, not only the increased PRPs but also the fixing-flipping method contributes to the total reduction in care bits. Take s38584 for example, when PRPs are increased from 16 to 1000, the flipping bits will be decreased from 6728 to 1621 in which the increased PRPs result in the reduction in care bit from 22249 to 7831, and fixing-flipping method results in further reduction in care bits from 7831 to 1621. The meanings of Dec1 and Dec2 in Table 3 are the same as those in Table 2 .
Evaluation of the Required FPGA Resources
To evaluate the required FPGA resources with the proposed hybrid pattern BIST, as done in [11] , Xilinx's Virtex II pro platform family FPGA products were selected to implement the proposed hybrid pattern BIST. Since it can be assumed that an FPGA core, which is similar to Virtex family FPGA, is embedded in an ASIC SOC chip such as the product from IBM's cu08 family [20] . The feature parameters of platform family are depicted in Table 4 where XC2VP2 and XC2VP125 represent the name of chips that provide the minimum and maximum resources in this family respectively. For platform family FPGA, each logic cell consists of a 4-input lookup table coupled with a flip-flop and carry logic; each configurable logic block (CLB) includes four slices and two 3-state buffers. Xilinx's ISE-WebPACK integration development software was used to implement the design. Prior to synthesis, we prohibit the function of extraction RAM and ROM, since, as described in 3.1, we assume that only logic and flip-flop resources are available in the target FPGA core. The DTPG was designed to generate the minimal hybrid pattern BIST test set as shown in Table 2 . The DTPG with sequence, pattern counters and control logic is programmed in verilog. The synthesis results are presented in Table 5 . It can be seen that with the increase in the number of flipping bits, the required FPGA resources also increase. The relationship between the number of flipping bits and the number of required FPGA resources is illustrated in Fig. 6 . It is clear that the required FPGA resources (LUTs and Slices) have a close linear relationship with the number of flipping bits. Therefore, based on this relationship, we can easily find the appropriate switching point to take full advantage of target FPGA resources for test cost reduction. Although the implementation of DTPG does not include the normal BIST parts, it is obvious that the remaining flip-flops in FPGA are sufficient to implement the LFSR and MISR as shown in Table 5 . It should be noted that since the selective FPGA chip contains minimum programmable resources, for large benchmark circuits, such as S38417 and S38584, the required resources have exceeded the available resources in XC2VP2 chip. As discussed earlier, the DTPG using fixing-flipping method may require more programmable resources than those in target FPGA core. In this case, more number of pseudorandom patterns should be applied to reduce the required programmable resource. Therefore, we can make a trade-off between the FPGA resources and test length when considering a specific target FPGA core. To validate the effectiveness of this trade-off, we increase the applied pseudorandom patterns in the above experiment to 1000, and synthesize the corresponding DTPG again. The synthesis results are reported in Table 6 . The results indicate clearly that with the proper increase in the number of pseudorandom patterns, the required FPGA programmable resources will be decreased significantly. Take s13207 for example, the required LUTs will be decreased from 55% to 18%, the required slices will be decreased from 62% to 21%. Note that for benchmark s38417, the applied pseudorandom patterns should be increased to 5000 to avoid the lack of FPGA resources.
Conclusion
In this paper, we have proposed an FPGA-core based hybrid pattern BIST approach for core testing in RSOC. By making an effective trade-off between the FPGA resources and test length, the hybrid pattern BIST can be designed subject to Fig. 6 The relationship between the number of flipping bits and the number of required FPGA resources. the resource constraint of target FPGA core. Therefore, the approach can not only be implemented on any size of FPGA core but also take full advantage of the target FPGA resource to reduce test cost. Compared with previous BIST that generally needs to apply a long test sequence, the hybrid pattern BIST can achieve minimum test sequence by using the proposed DTPG and applying a selective number of pseudorandom patterns. Moreover, since the approach is based on the reconfigurable FPGA core which can be reconfigured as normal mission logic after testing, it eliminates the hardware overhead for hybrid pattern BIST logic. Therefore, the proposed hybrid pattern BIST can achieve low-cost testing with respect to both TDV and test application time, and it also maintains the minimum area overhead. Experimental results for ISCAS 89 benchmark and a platform FPGA chip have demonstrated the efficiency of the proposed approach.
As future work, we will improve the DTPG to support concurrent cores testing and design a reasonable TAM between the FPGA core and other cores to reduce the required internal I/O ports. Moreover, since the existing benchmark circuits for SOC evaluation are small, we will evaluate the proposed approach with larger industry circuits.
